New Mexico State University
A Cadence University Program Member

The Klipsch School of Electrical and Computer Engineering at New Mexico State University participates in the Cadence University Program. This allows the use of Cadence software for use in research and coursework at NMSU.

The following junior-level undergraduate course use Cadence software:

  • EE324 - Introduction to Analog and Digital VLSI

The following senior-level/graduate courses use Cadence software:

  • EE485/523 - Analog VLSI Design
  • EE486/524 - Digital VLSI Design
  • EE483/519 - RF Microelectronics
  • EE520 - A/D and D/A Converter Design
  • EE590 – Special Topics, such as Advanced Analog Design and CMOS Image Sensors

In the Microelectronics/VLSI specialization area at New Mexico State University, Cadence products are used in virtually all Master's level theses, Master's level technical reports, and Ph.D. dissertations.

Cadence provides software products that allow the VLSI program in the ECE department to design, simulate, layout and verify mixed-signal custom IC hardware. Each component of the software from Cadence performs a different aspect of VLSI design.

This page is intended to provide information on Cadence products in the ECE department at NMSU.

For information/tips on how to run Cadence products at NMSU see below.

Information is provided 'as is' without warranty of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk. We recommend using it on a copy of your data to be sure you understand what it does and under your conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment.

  • An Affirma Analog Design Environment Tutorial written by visiting professor Dr. Antonio Lopez-Martin can be found in pdf form here along with a short tutorial (pdf).
  • Advanced and Emergency tips on Cadence products can be found here (pdf).
  • SCMOS TSMC 0.18micron Layout Design Rules (pdf)
  • SCMOS AMI 0.5micron Layout Design Rules (pdf)
  • CMOS - C based executable for determining transistor regions of operation courtesy of Ivan Padilla-Cantoya
  • Basic (Analog) Layout Techniques courtesy of Rahul Shukla (pdf)
  • Help on setting up Cadence products in a linux environment can be found here (pdf).
  • Help on schematic entry and creating test benches for simulations can be found here (pdf).
  • Help on schematic and layout commands and short-cuts can be found here (pdf).
  • Help on setting up a transient analysis can be found here (pdf).
  • Help on printing from the linux environment can be found here (pdf).
  • Help on plotting and taking measurements in simulation can be found here (pdf).
  • Help on converting waveform data to format readable by matlab can be found here (pdf).
  • Help on submitting chips can be found here (pdf).
  • Help with basic linux commands can be found here (pdf).


This site is maintained by Paul Furth. Send email to pfurth@nmsu.edu

This site last updated on August 2, 2008.

Cadence is a registered trademark of:
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134